In this paper, we discuss on accuracy of several kinds of power dissipation model for CMOS VLSI circuits. Some researchers have proposed several efficient power estimation methods for CMOS circuits 
Introduction
With recent popularizations in portable, battery-powered devices such as digital cellular telephones and personal digital assistants, minimizing power consumption of CMOS VLSI circuits becomes more and more important problem. Estimation of the power consumption is a key technology for low power VLSI circuits. Required methodologies for design of the low power VLSI circuits are following:
1. Estimating the power consumption as soon as possible 2. Estimating the power Consumption as fast as possible.
in the design cycle.
3. Promising the accuracy of power estimation.
To be satisfied with the above requirements, many researchers have proposed several efficient power estimation methods for CMOS circuits [1] [2][3] [4] . But it is still remaining as a question how accurate power estimations of large circuits are. There are few published reports on comparison of the estimated results of power consumption with the power consumption of actual VLSI chip. Few researchers used large circuit such as microprocessor for a power estimation. To make clear what is key technology of power estimation for very large circuits in the future, we consider on following questions with two actual microprocessors, KUE-CHIP2, a 8-bit non-pipeline processor, and QP-DLX, a 32-bit single-pipeline processor.
0 How accurate an estimate of power consumption of CMOS VLSI Circuits.
0 How do the power consumption models affect the accuracy of power estimation.
The paper is organized as follows: in section 2, target microprocessors architectures which are used in this study are presented. In section 3, we present three methods to measure power consumption of actual microprocessors, and measured results of power consumption. Section 4 explains several power dissipation models such as chiplevel, block-level, pipeline-level and gate-level . In section 5, experimental results and consideration of the questions are discussed. Section 6 concludes the paper.
Target Processor Architecture
The target niicroprocessors used for our study are 8bit non-pipeline microprocessor KUE-CHIP;! and 32-bit single pipeline processor QP-DLX. In this section we present architectural features of these microprocessors. 
. 1 KUE-CHIPMicroprocessor

Measurement of Power Supply Current
Power supply current varies irregularly and quickly in synchronous processors with CMOS technology. Quick and irregular variations in power supply current makes measuring power consumption of CMOS VLSI circuits more difficult. It is difficult but necessary to measure power supply current without disturbing the original circuit behavior. There is some doubt about accuracy of power measurement. To confirm accuracy of power measurement of CMOS VLSI circuits, we compare three methods presented in succeeding subsection. In this section, we report results of measured power consumption of CMOS VLSI circuits.
Measuring Methods
The experimental equipments of the methods are illustrated in Figure 1 .
Methodl A novel method to measure average power consumption of CMOS VLSI circuits with a large ca- . - Figure 2 shows results of power measurement of KUE-CHIP2.
Accuracy of Power Measurements
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Method2 4--- Figure 2 shows that measured values by three methods match very well. Hence, accuracy of measurement for CMOS VLSI is promised.
Power Dissipation Models
There are three major sources of power dissipation in CMOS circuits [ 101.
1. The leakage current . . . PL. 2. The direct-path short circuit current . .
3. The chargingldischarging of load capacitances . . -P,.
P' is generally the most dominant component. Estimating P,, several models can be considered (Figure3). For a large and complex circuit it is often impractical to calculate the power dissipation in a detailed model. There may be a trade-off among accuracy, expense of compute and ease of extracting parameters for power estimation in these models. 
Mode12
In this model, we estimate power consumption of a clock tree, which is the most power consuming part, and other parts separately. This power dissipation model differs from Model1 only in this point. Power of the clock tree consists of power consumption of clock drivers and power due to chargingldischarging routing capacitance of the clock tree and a clock input capacitance of flip-flops.
Mode13 This is a power dissipation model at the block-level.
Total power consumption calculated by estimating load capacitance and average switching activities of each functional block. Power consumption of the clock tree is estimated independently in this model too. We partition the processor chip into functional block as shown in Figure 4 . circuit.
Expeirimental Results and Consideration
We compare results by these four models with measured results of power consumption on KUE-CHIP2 and QP-DLX. Benchmark programs used in this experiments are infinite loops which are consist of single instructions. These instructions are shown at a horizontal axis in Figure 5 . In experiments, lM[Hz] clock frequency was assumed.
Accuracy of Power Estimation
We report our results on KUE-CHIP2 and QP-DLX in Figure   5 . Load capacitance of each partitioned block is calculated from layout data, and average switching activities of each partitioned block is calculated by switch level simulation. Consequently, only the size of partition can be a parameter of accuracy of power estimation in these models. and QP-DLX Figure 5 show that power estimation at gate level (Model4) is accurate enough. And estimating power of the clock tree and the other parts separately makes estimation more accurate. This is because switching activity and load capacitance of the clock tree are much larger than those of any other part of circuits.
It is hard to observe any relation between accuracy of estimation and size of partition on KUE-CHIP2. In case of QP-DLX, there is weak correlation between accuracy and the size of partition. This is because switching activity and load capacitance of each gates are not correlated in KUExHIF'2, and weakly correlated in QP-DLX. Even though total load capacitance of the chip and average switching activity of the chip are estimated separately, power consumption can be calculated accurately. This result indicate a possibility of power estimation in earlier stage of design process. It is necessary for power estimation in earlier stage of design process to estimate average switching activity of the chip and total capacitance of the chip accurately from less information.
Summary and Future Work
In this paper, we evaluate the accuracy of power estimation for CMOS VLSI circuits by comparing the power consumption of actual chips with estimated values. Our experimental results show as follows.
1. Power estimation at gate level is accurate enough.
Maximum error of estimation at gate level is only 12% on KUE-CHIP2, and 17% on QP-DLX. Accuracy of power estimation at gate level for CMOS VLSI circuits are promised.
2. Estimating power consumption of a clock tree independently makes estimation more accurate. This is because switching activity and load capacitance of the clock tree are much larger than those of any other part of circuits. We think that estimating power of bus line separately become more important for the power estimation in the future.
3.
Even though a total load capacitance of a chip and an average switching activity of the chip are estimated separately, power consumption can be calculated accurately. This result indicate a possibility of power estimation in earlier stage of design process.
Future work will be devoted to make techniques estimating average switching activity of the chip and total capacitance of the chip from less information.
